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Modern Systems-on-a-Chip (SoC) are constructed by com-
position of IP (Intellectual Property) Cores with the com-
munication between these IP Cores being governed by well
described interaction protocols. However, there is a discon-
nect between the machine readable specification of these
protocols and the verification of their implementation in
known hardware description languages. Although tools can
be written to address such separation of concerns, the tooling
is often hand written and used to check hardware designs a
posteriori. Further, it is important when connecting compo-
nents together that only one signal can flow along a channel.
Dependent type-systems present a rich and expressive
setting that supports the precises specification of our pro-
grams properties to be stated and verified directly in the
language’s type-system. Such type-systems also support rea-
soning about a programs substructural properties in the style
of substructural typing. We can use these concepts to express
model invarients directly within our model’s types and pro-
vide correctness-by-construction guarantees that our models
adhere to external specifications, and are thus well-formed,
at design-time using type checking.
In this talk I will present my ongoing work as part of the
Border Patrol project to construct a modelling languague
for designing Systems-on-a-Chip. Our framework, Cordial,
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is designed to enrich existing Hardware Description Lan-
guages, and development environments, with static design-
time mechanisms that reason about the (sub)structural prop-
erties of SoC Designs using Dependent, Session, and Quan-
titative Typing. Cordial’s type-system provides guarantees
that the interfaces on an IP Core will be well-typed if they
adhere to an external specification, and that we can guaran-
tee that components are connected in a safe way by tracking
the number of times a port is used within a design and com-
paring the interconnections ports. With Cordial mismatches
between SoC specification and implementation become im-
possible thereby reducing errors, increasing designer pro-
ductivity and enhancing safety and security of SoC designs.
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